

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Cl	Inventor	S	C	P		3			Ima
1	☐	☐	US 20030200410 A	20031023	48	Memory management in embedded systems with dynamic	711/170	711/165		Russo, David A. et al.	☑	☐	☐	☐	☐	☐	☐	US 200
2	☐	☐	US 6968438 B1	20051122	44	Application programming interface with inverted memory pr	711/170	717/100		Russo; David A. et al.	☑	☐	☐	☐	☐	☐	☐	US
3	☐	☐	US 6820184 B2	20041116	45	Memory management in embedded systems with dynamic	711/170	717/100		Russo; David A. et al.	☑	☐	☐	☐	☐	☐	☐	US
4	☐	☐	US 6691298 B1	20040210	57	Memory management in embedded system with design ti	717/100	711/170; 717/108		Russo; David A. et al.	☑	☐	☐	☐	☐	☐	☐	US
5	☐	☐	US 6546477 B1	20030408	44	Memory management in embedded systems with dynamic	711/170	717/100		Russo; David A. et al.	☑	☐	☐	☐	☐	☐	☐	US
6	☐	☐	US 6363470 B1	20020326	22	Circular buffer management	711/220	710/56; 711/110;		Laurenti; Gilbert et al.	☑	☐	☐	☐	☐	☐	☐	US
7	☐	☐	US 5983328 A	19991109	32	Data processing device with time-multiplexed memory bus	711/157	711/150		Potts; James F. et al.	☑	☐	☐	☐	☐	☐	☐	US
8	☐	☐	US 5907864 A	19990525	31	Data processing device with time-multiplexed memory bus	711/169			Potts; James F. et al.	☑	☐	☐	☐	☐	☐	☐	US

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
19 September 2002 (19.09.2002)

PCT

(10) International Publication Number
WO 02/073600 A1

(51) International Patent Classification⁷: G10L 15/28

(21) International Application Number: PCT/EP02/01636

(22) International Filing Date: 15 February 2002 (15.02.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
01106231.2 14 March 2001 (14.03.2001) EP

(71) Applicant (*for all designated States except US*): INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(71) Applicant (*for LU only*): IBM DEUTSCHLAND GMBH [DE/DE]; Pascalstrasse 100, 70569 Stuttgart (DE).

(72) Inventor; and

(75) Inventor/Applicant (*for US only*): STAIGER, Dieter [DE/DE]; Falkenstrasse 28, 71093 Weil im Schönbuch (DE).

(74) Agent: KLEIN, Hans-Jörg; IBM Deutschland GmbH, Intellectual Property, Pascalstr. 100, 70548 Stuttgart (DE).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM).

[Continued on next page]

(54) Title: METHOD AND PROCESSOR SYSTEM FOR PROCESSING OF AN AUDIO SIGNAL.



(57) Abstract: In a processor system (1) for audio processing, such as voice recognition and text-to-speech, a dedicated front-end processor (12), a core processor (16) and a dedicated back-end processor (21) are provided which are coupled by dual access stack (7) and (8), respectively. When an analog audio signal is inputted core processor (16) is involved only when a certain amount of data is present in the dual access stack (7). Likewise the back-end processor (21) is involved only when a certain amount of data is present in the dual access stack (8). This way the overall processing power required by the processing task is minimised as well as the power consumption of the processor system (1).

WO 02/073600 A1

First Hit Previous Doc Next Doc Go to Doc#

Generate Collection Print

L11: Entry 8 of 19 File: EPAB Sep 19, 2002

PUB-NO: WO002073600A1
DOCUMENT-IDENTIFIER: WO 2073600 A1
TITLE: METHOD AND PROCESSOR SYSTEM FOR PROCESSING OF AN AUDIO SIGNAL

PUBN-DATE: September 19, 2002

INVENTOR-INFORMATION:

NAME	COUNTRY
STAIGER, DIETER	DE

ASSIGNEE-INFORMATION:

NAME	COUNTRY
IBM	US
IBM DEUTSCHLAND	DE
STAIGER DIETER	DE

APPL-NO: EP00201636
APPL-DATE: February 15, 2002

PRIORITY-DATA: EP01106231A (March 14, 2001)

INT-CL (IPC): G10L 15/28
EUR-CL (EPC): G10L015/28

ABSTRACT:

CHG DATE=20021101 STATUS=N>In a processor system (1) for audio processing, such as voice recognition and text-to-speech, a dedicated front-end processor (12), a core processor (16) and a dedicated back-end processor (21) are provided which are coupled by dual access stack (7) and (8), respectively. When an analog audio signal is inputted core processor (16) is invoked only when a certain amount of data is present in the dual access stack (7). Likewise the back-end processor (21) is invoked only when a certain amount of data is present in the dual access stack (8). This way the overall processing power required by the processing task is minimised as well as the power consumption of the processor system (1).

Previous Doc Next Doc Go to Doc#